Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: broadcom





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,386,280 Gain insensitive high-pass VGA
An integrated circuit radio transceiver and method therefor includes a high-pass variable gain amplifier (HPVGA) operably disposed within one of the transmitter...
US-7,386,085 Method and apparatus for high speed signal recovery
A closed-loop circuitry includes, in part, a loop filter and a current source/sink coupled to the loop filter to adjust the phase/frequency of the signal...
US-7,386,084 Method and system for pattern-independent phase adjustment in a clock and data recovery (CDR) circuit
Aspects of the pattern-independent phase adjustment system includes a single output data XOR gate coupled to a differential input data signal and a bias voltage...
US-7,386,044 Computation of decision feedback equalizer coefficients with constrained feedback tap energy
A Decision Feedback Equalizer (DFE) system includes a DFE and a DFE coefficients processor. The DFE receives an uncompensated signal and operates upon the...
US-7,386,038 Startup protocol for high throughput communications systems
A startup protocol is provided for use in a communications system having a plurality of transceivers, one transceiver acting as a master and another transceiver...
US-7,386,002 Redundant radio frequency network having a roaming terminal communication protocol
Disclosed herein is a redundant network and communication protocol at least including host computers, RF base stations, and roaming terminals. The network may...
US-7,385,974 Self-describing transport protocol segments
Systems and methods that provide self-describing transport protocol segments are provided. In one embodiment, a system that handles transport protocol segments...
US-7,385,972 Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in...
A switch, switched architecture and process for transferring data through an FCAL switch is disclosed. The switch uses multiple switch control circuits each...
US-7,385,949 System and method for de-interleaving data in a wireless receiver
A system and method for de-interleaving data in a wireless receiver, wherein a single memory buffer is coupled to a read/write unit that performs both first and...
US-7,385,458 System method and apparatus for a three-line balun with power amplifier bias
A balun that includes a first conductor, a second conductor and a third conductor. The first conductor has a first length. The first conductor also has a first...
US-7,385,449 Automatic gain control with three states of operation
A method and apparatus for an automatic gain control circuit (AGC) that utilizes freezing and unfreezing states. A freezing process moves the AGC into a...
US-7,385,376 Voltage regulator with high voltage protection
A method for regulating a voltage in an integrated circuit device includes providing a first regulated output based upon a first voltage input range and...
US-7,383,549 Processor sharing technique for communications and other data processing on a same processor
The computational load imposed by communications software executed on a general purpose processor can be significantly reduced by exploiting periods during an...
US-7,383,493 LDPC (Low Density Parity Check) coded modulation hybrid decoding using non-Gray code maps for improved performance
LDPC (Low Density Parity Check) coded modulation hybrid decoding using non-Gray code maps for improved performance. Check node updating and symbol node updating...
US-7,383,487 IPHD (iterative parallel hybrid decoding) of various MLC (multi-level code) signals
IPHD (Iterative Parallel Hybrid Decoding) of various MLC (Multi-Level Code) signals. Various embodiments are provided by which IPHD may be performed on MLC LDPC...
US-7,383,485 Fast min*- or max*-circuit in LDPC (low density parity check) decoder
Fast min*- (min-star-minus) or max*- (max-star-minus) circuit in LDPC (Low Density Parity Check) decoder. A novel and efficient approach by which certain of the...
US-7,383,139 Synchronous power gauge
According to one exemplary embodiment, a synchronous power gauge is coupled to a processor for determining total charge consumed from a power source in an...
US-7,383,038 Modular, portable data processing terminal for use in a radio frequency communication network
Modular, portable data collection terminals are disclosed for use in mixed wireless and hard-wired RF communication networks, wherein various radio transmitter...
US-7,382,924 Pixel reordering and selection logic
Presented herein are systems and methods for pixel reordering and selection. A decoded frame is stored in a frame buffer with a particular pixel order and byte...
US-7,382,827 Computation of decision feedback equalizer coefficients with constrained feedback tap energy
Directly computing Feed Forward Equalizer (FFE) coefficients and Feed Back Equalizer (FBE) coefficients of a Decision Feedback Equalizer (DFE) from a channel...
US-7,382,803 Hybrid high-speed/low-speed output latch in 10 GBPS interface with half rate clock
A high-speed serial demultiplexer receives over four high-speed serial data lines at a nominal rate of 10 GBPS and demultiplexes the data to 16 lines with a rate...
US-7,382,791 VoIP service threshold determination by home wireless router
A home wireless router establishes a Wireless Local Area Network (WLAN) that supports wireless communications within a WLAN service area. The home wireless...
US-7,382,756 Integrated user and radio management in a wireless network environment
A system and method in which user management and radio management functionalities associated with a wireless network, such as an IEEE 802.11 wireless network,...
US-7,382,296 System for mixed analog-digital automatic gain control
Aspects of the invention provide a system for a mixed analog-digital automatic gain control. The received analog signal is amplified by the analog amplifier and...
US-7,382,202 Apparatus and method to provide a local oscillator signal from a digital representation
An apparatus provides a local oscillator signal based on a selected channel of an RF input signal. For example, the apparatus can set a frequency of the local...
US-7,382,024 Low threshold voltage PMOS apparatus and method of fabricating the same
A P-type metal oxide semiconductor (PMOS) device can include an N-well that does not extend completely throughout the active region of the PMOS device. For...
US-7,380,189 Circuit for PLL-based at-speed scan testing
A scheme for PLL-based at-speed scan testing in which a clock generation circuit is used to generate different clock signals to scannable flip-flops of an...
US-7,380,114 Integrated circuit with DMA module for loading portions of code to a code memory for execution by a host...
A system, method, and apparatus for dynamically booting processor code memory with a wait instruction is presented herein. A wait instruction precedes the...
US-7,380,018 Peripheral bus transaction routing using primary and node ID routing information
A processing device includes one or more resources, a plurality of peripheral bus interfaces that support resource sharing with a plurality of other processing...
US-7,379,725 LNA gain adjustment in an RF receiver to compensate for intermodulation interference
A Radio Frequency (RF) receiver includes a low noise amplifier (LNA) and a mixer coupled to the output of the LNA. The gain of the LNA is adjusted to maximize...
US-7,379,722 Frequency allocation using a single VCO
An apparatus and method to use a single voltage controlled oscillator (VCO) to generate frequencies to cover multiple frequency bands. The single VCO generates...
US-7,379,520 Low jitter phase rotator
A phase rotator generates an output signal having plurality of possible output phases with reduced phase jitter. The low jitter phase rotator includes a...
US-7,379,505 Method and apparatus for performing trellis coded modulation of signals for transmission on a TDMA channel of a...
A method and apparatus for performing trellis coded modulation of signals for transmission on a TDMA channel of a cable network, such as a DOCSIS cable network,...
US-7,379,504 Optimal trellis code design for QPSK and higher order quadrature amplitude modulations
A wireless device and system employs a two-dimensional (2-D) Trellis code that can be applied to Quadrature Phase Shift Keying (QPSK) and higher order Quadrature...
US-7,379,498 Reconstructing a compressed still image by transformation to a compressed moving picture image
A transcoder (10) and a decoder (80) reconstruct an image from still image compressed data, such as EXIF data. The transcoder transcodes the still image...
US-7,379,472 Hardware filtering of unsolicited grant service extended headers
A system and method is presented to utilize hardware instead of software to compare for bandwidth request changes between two consecutively received unsolicited...
US-7,379,469 System and method for scheduling burst profile changes based on minislot count
A system and method are presented for changing physical layer (PHY) parameters in a PHY device of a communications system. New parameters are written to a...
US-7,379,452 Synchronous read channel
A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital...
US-7,378,995 Low-complexity sampling rate conversion method and apparatus for audio processing
A low-complexity sampling rate conversion (SRC) method and apparatus for the processing of digital audio signals. A first stage upsamples an input audio signal...
US-7,378,878 Driver circuit having programmable slew rate
The programmable slew rate driver uses separate and programmably selectable resistors for time constants for on and off transitions on the NMOS and PMOS output...
US-7,376,848 Battery powered device with dynamic power and performance management
A computing device operates over a range of voltages and frequencies and over a range of processor usage levels. The computing device includes at least a...
US-7,376,826 Methods and apparatus for performing encryption and authentication
Methods and apparatus are provided for a cryptography accelerator to efficiently perform authentication and encryption operations. A data sequence is received at...
US-7,376,409 Bandpass filter with integrated variable gain function using improved resistor array
The invention enables a gain adjustment in a receiver to improve signal quality by varying resistance of an input resistor array of a bandpass filter, the array...
US-7,376,179 Methods and circuits for optimal equalization
Methods and circuits utilizing a two stage adaptation algorithm to determine the optimal code for an equalizer to compensate a received signal is disclosed. In...
US-7,376,022 Method using a one-time programmable memory cell
A one-time programmable device includes a controller, a protection system, a static storage element and a latch, which can be referred to as a latch-based...
US-7,375,662 Method of and system for performing differential lossless compression
A method of decompressing data words of an instruction set includes: A. filling a primary dictionary with at least one primary data word of the instruction...
US-7,375,604 Compact bandpass filter for double conversion tuner
A bandpass filter includes a plurality of resonators on a printed circuit board. An input pin is connected to a first resonator of the plurality of resonators....
US-7,375,595 Method and apparatus for calibrating a phase locked loop in open-loop
Methods and apparatus for calibrating a transitional loop, such as a phase locked loop, are disclosed. An example method includes performing an open loop...
US-7,375,540 Process monitor for monitoring and compensating circuit performance
A method and system for monitoring and compensating the performance of an operational circuit is provided. The system includes one or more integrated circuit...
US-7,373,561 Integrated packet bit error rate tester for 10G SERDES
An integrated packet bit error rate tester includes a packet transmit circuit that has a first memory for storing transmit packet data and is connectable to a...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.