Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: broadcom





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-6,882,831 Translational loop transmitter architecture employing channel power ratio measurements for modulation accuracy...
A Radio Frequency RF transmitter includes a translational loop architecture that supports non-constant envelope modulation types and includes by adjusting the...
US-6,882,711 Packet based network exchange with rate synchronization
A signal processing system which discriminates between voice signals and data signals modulated by a voiceband carrier. The signal processing system includes a...
US-6,882,634 Method for selecting frame encoding parameters to improve transmission performance in a frame-based...
A method for selecting frame encoding parameters to improve transmission performance for a transmitting frame being transmitted from a transmitting station to a...
US-6,882,591 Synchronous controlled, self-timed local SRAM block
The present invention relates to a synchronous self timed memory device. The device includes a plurality of memory cells forming a cell array, at least one local...
US-6,882,345 Method and system for efficiently loading primitives into processors of a graphics system
A method and system for more efficiently loading a plurality of primitives for a scene into processors of a computer graphics system is disclosed. Each primitive...
US-6,882,263 On-chip transformer balun
A transformer balun is obtained that is symmetrical in structure, provides high current, or high voltage, amplification and has high coupling coefficients while...
US-6,882,235 Highly stable integrated time reference
An integrated oscillator that may be used as a time clock includes circuitry that oscillates about an RC time constant, which RC time constant is adjustable to...
US-6,882,228 Radio frequency integrated circuit having an antenna diversity structure
A radio frequency integrated circuit includes a power amplifier, a low noise amplifier, a first transformer balun, and a second transformer balun. The power...
US-6,882,218 Transimpedance amplifier and offset correction mechanism and method for lowering noise
A system for receiving signals (e.g., optical signals) includes an input device, an amplification device, and a feedback device. The amplification device...
US-6,882,190 Apparatus for frequency dividing a master clock signal by a non-integer
A frequency dividing circuit divides a master clock frequency by a non-integer factor to provide an output clock signal whose frequency is equal to the frequency...
US-6,882,189 Programmable divider with built-in programmable delay chain for high-speed/low power application
A programmable divider includes a synchronous counter configured to process an input clock signal and produce first output signals in response the input clock...
US-6,882,042 Thermally and electrically enhanced ball grid array packaging
Electrically and thermally enhanced die-up ball grid array (BGA) packages are described. A BGA package includes a stiffener, substrate, a silicon die, and solder...
US-6,880,262 Continuous time .DELTA..SIGMA. ADC with dithering
The present invention employs a mixture of digital signal processing and analog circuitry to reduce spurious noise in continuous time delta sigma ...
US-6,879,816 Integrated switchless programmable attenuator and low noise amplifier
An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front...
US-6,879,640 Method, apparatus and system for high-speed transmission on fiber optic channel
Multi-carrier modulation fiber optic systems constructed using a series of electrical carriers, modulating the data on the electrical carriers and combining the...
US-6,879,588 Address resolution snoop support for CPU
A method of constructing a lookup table for network switch includes the steps of snooping a communication channel in the network switch for lookup table...
US-6,879,330 Graphics display system with anti-flutter filtering and vertical scaling feature
A graphics integrated circuit chip is used in a set-top box for controlling a television display. The graphics chip processes analog video input, digital video...
US-6,879,196 System and method for compensating for supply voltage induced clock delay mismatches
Various systems and methods providing signal delay compensation for circuits such as a multi-pair gigabit Ethernet transceiver are disclosed. In an analog...
US-6,879,142 Power management unit for use in portable applications
A voltage regulator includes a first stage capable of receiving a reference voltage and capable of having a first current flowing through the first stage. A...
US-6,879,039 Ball grid array package substrates and method of making the same
An electrically and mechanically enhanced die-down tape substrate ball grid array (BGA) package substrate is described. An IC package includes a substrate that...
US-6,879,023 Seal ring for integrated circuits
The present invention is directed to a seal structure and a method for forming a seal structure for a semiconductor die. An elongate region which is electrically...
US-6,877,147 Technique to assess timing delay by use of layout quality analyzer comparison
In one embodiment, a computer readable medium comprises at least first instructions and second instructions. The first instructions, when executed, compute a...
US-6,877,085 Mechanism for processing speclative LL and SC instructions in a pipelined processor
A processor includes a first circuit and a second circuit. The first circuit is configured to provide a first indication of whether or not at least one...
US-6,877,076 Memory controller with programmable configuration
A memory controller provides programmable flexibility, via one or more configuration registers, for the configuration of the memory. The memory may be optimized...
US-6,877,043 Method for distributing sets of collision resolution parameters in a frame-based communications network
A method for distributing sets of collision resolution parameters to be used for resolution of network access contention events among nodes of a non-centralized...
US-6,876,656 Switch assisted frame aliasing for storage virtualization
An apparatus and process for relabelling and redirecting at least some of the read transaction data frames and the write transaction write data and transfer...
US-6,876,653 Fast flexible filter processor based architecture for a network device
A method of filtering data packets in a network device is disclosed. An incoming packet is received from a port and the incoming packet is inspected and packet...
US-6,876,553 Enhanced die-up ball grid array package with two substrates
An electrically and thermally enhanced die-up ball grid array (BGA) package is described. An integrated circuit (IC) package includes a first substrate, a second...
US-6,876,318 Method for increasing rate at which a comparator in a metastable condition transitions to a steady state
A method for reducing bit errors in an analog to digital converter having an array of comparators. The outputs of first and second comparators are received as in...
US-6,876,243 High linearity large bandwidth, switch insensitive, programmable gain attenuator
An apparatus for providing a programmable gain attenuator (PGA) while minimizing the influence of semiconductor switches on the signal being attenuated. An...
US-6,874,081 Selection of link and fall-through address using a bit in a branch address for the selection
A link address/sequential address generation circuit is provided for generating a link/sequential address. The circuit receives the most significant bits of at...
US-6,874,007 Apparatus and method for reducing precision of data
Methods and apparatus for reducing precision of an input signal, by comparing a portion of the input signal to a preselected threshold value, and determining a...
US-6,873,832 Timing based LNA gain adjustment in an RF receiver to compensate for intermodulation interference
A Radio Frequency (RF) receiver includes a low noise amplifier (LNA) and a mixer coupled to the output of the LNA. The gain of the LNA is adjusted to maximize...
US-6,873,553 Very dense SRAM circuits
An SRAM cell eliminates the p-channel pull-up resistors to decrease its physical size. A tracking circuit generates a control signal used to ensure that the...
US-6,873,210 Single-ended-to-differential converter with common-mode voltage control
Provided is a circuit to perform single-ended to differential conversion while providing common-mode voltage control. The circuit includes a converter to convert...
US-6,873,194 Charge pump including a feedback device for use in a phase-locked loop
A charge pump circuit includes a high-swing transconductance amplifier. A high input swing transconductance is provided in a negative feedback loop of the charge...
US-6,870,538 Video and graphics system with parallel processing of graphics windows
A display engine of a video and graphics system includes one or more processing elements and receives graphics from a memory. The graphics data define multiple...
US-6,870,492 Method of near-unity fractional sampling rate alteration for high fidelity digital audio
The present invention provides an efficient method for near-unity sampling rate alteration in high performance applications, such as CD to DAT conversion....
US-6,870,431 Oscillator having multi-phase complementary outputs
An oscillator having multi-phase complementary outputs comprises a first plurality of single ended amplifiers connected in series to form an input and an output...
US-6,870,429 Variable rate modulator
Clock signals and digital data signals at a variable frequency are introduced to the input of a FIFO and are passed from the FIFO at a second (or intermediate)...
US-6,870,415 Delay generator with controlled delay circuit
A delay circuit generates delayed signals. The delay circuit includes a delay locked loop having an input terminal coupled to a periodic input signal, the delay...
US-6,870,228 System and method to reduce noise in a substrate
A system and method for reducing noise in a substrate of a chip is provided. The system may include a substrate (70) doped with a first dopant. A first well (80)...
US-6,868,484 Replacement data error detector
A cache includes an error circuit for detecting errors in the replacement data. If an error is detected, the cache may update the replacement data to eliminate...
US-6,868,261 Transmitter method, apparatus, and frequency plan for minimizing spurious energy
A translational-loop transmitter includes a local oscillator (LO) generator for generating first and second LO signals, a modulator for generating a modulated...
US-6,868,072 Home phone line network architecture
Home phone line network devices, conforming to different versions of the standards, are interconnected and interoperable on a UTP transmission medium. Higher...
US-6,867,716 Synchronous data serialization circuit
In accordance with the present invention a data processing circuit includes a first data path for processing first data. The first data path includes a first...
US-6,867,715 System, method, and apparatus for variable length decoder
A system method, and apparatus for decoding a bitstream comprising variable length coded symbols are presented herein. The bitstream is parsed and the symbols...
US-6,867,621 Class AB digital to analog converter/line driver
A differential line driver includes first, second, third and fourth cascode transistors connected in parallel, wherein drains of the first and third transistors...
US-6,867,618 Voltage mode differential driver and method
A differential driver includes a switching module and first and second voltage controlled voltage sources. The switching module has a plurality of switches each...
US-6,865,633 Independent reset of arbiters and agents to allow for delayed agent reset
A system includes two or more agents and a distributed arbitration scheme for the bus to which the agents are connected. Thus, an arbiter corresponding to each...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.